Abstract-The proof of principle of an acquisition system of ±50 ppm repeatability, 10 V range, real-time delay less than 1.2 µs is presented. The system will be integrated into the digital control loop of a high-voltage modulator under design at ETH Zurich and University of Laval for the new particle accelerator under study at CERN, the Compact LInear Collider (CLIC). Initial specifications are presented and translated into system requirements. Main design choices are discussed and Pspice simulation results are reported to prove that the proposed system meets the demanding requirements. 
INDEX TERMS
Real-time acquisition systems [1] are nowadays widely used in applications in which a digital control loop is needed. Indeed the measurement system is used to sense the output quantity of the loop and to provide in feedback the result in order to regulate the input quantity of the loop itself. Researchers working in fields ranging from military [2] to electronic controls in automotive [3] , found great interest in this research line. In designing an effective digital control system, the main challenge is to meet simultaneously both the metrological requirements and the time constraints imposed by the specific application. The new linear electron-positron particle accelerator currently under study at CERN, the Compact LInear Collider (CLIC) [4] , will allow collisions up to several TeV, exploring energy regions never reached before, thanks to its unprecedented combination of high energy and experimental precision. In order to reach the desired energy level, together with reasonable power consumption from the electrical grid, CLIC power converters [5] are demanded to deliver a pulsed power repeatable in the order of few tens of ppm [6] . To do that, a high-voltage modulator with embedded control is currently under design by the laboratory for highpower electronics at ETH Zurich (CH) [7] and the LEEPCI Laval (Canada) [8] . The latest topology of the ETH design is depicted in Fig.1 . The modulator is composed by a charging system which, after a pre-charge phase, accumulates energy from the grid in order to generate a nominal 3 kV output voltage. The switching unit allows the stored energy to be released during 140 µs, obtaining a pulse train on the primary side of a split-core transformer at a repetition rate of 50 Hz. The charging system output voltage is also regulated by an active bouncer for mitigating the effect of discharge of the capacitors bank during the pulses. Finally, on the secondary side, the pulses are amplified up to 180 kV directly feeding the klystrons. A high-voltage divider [9] is used to convert the 3 kV voltage into 10 V in order to be handled by a lowvoltage real-time digitizing system. In this context, the system measures and provides a suitable adjustment value for the signal at the switching unit input voltage, sketched in Fig.2 , in order to compensate non-repeatability errors generated by the high-voltage modulator.
In this paper, the design and the proof of principle of a ±50 ppm repeatable digitizer, with real-time delay less than 1.2µs and 0 − 10 V full-scale range, is discussed. After discussing the requirements (section II), in section III, the working principle of the proposed measurement system is presented. In section IV, the physical design of the first prototype produced at CERN is discussed together with the main design choices. Finally, in section V, results of Pspice simulations are reported to demonstrate the effectiveness of the proposed architecture.
II. REQUIREMENTS
The measurand signal is characterized by different phases ( [7] modulator generates the pulse ideally keeping the voltage constant, and (iii) a recharge, in which the nominal voltage out of the charging system is restored. Most critical metrological performance concerns the repeatability of the Pulse phase, though the measurement of the complete signal is required. This poses a crucial challenge on how to guarantee the required performance on the high-state, during the Pulse, while measuring a wide-range signal in real time. Furthermore, the charging system is a switched-mode power converter, thus the switching noise superposed on the measurand should not interfere with the measurement system in such a way that it degrades the performance of the converter.
A. Repeatability
The real-time measurement of the control system will be used to guarantee a modulator repeatability in the order of ±50 ppm of full-scale during the pulse. This particular application, discussed in [10] , defines a Pulse-to-Pulse Repeatability (P P R) as:
where V i,j and V i,j+1 are the instantaneous voltage values in the same (in equivalent time) sampling instant i between two consecutive pulses on the secondary side of the modulator, namely j th and j th +1. For the charging system, this definition applies to the Pulse phase.
For the measurement system design, the target P P R was set to better than 50 ppm. 
B. Throughput and Bandwidth
The digital control loop will run at a rate f loop = 600 kSa/s and the instrument must deliver one sample at each control loop period (the throughput coincides with the f loop ).
C. Delay
Delay is one of the most important parameters in real-time measurements. For this system, a total group delay d < 1.2 µs is specified for the whole measurement chain (high-voltage divider, analogue front-end, ADC, and digital filtering). In the following, for the sake of simplicity, the group delay at f = 0 Hz is called delay. This is a challenging specification when combined with an overall bandwidth of less than 300 kHz (imposed by Nyquist), as required by the CLIC application.
III. CONCEPT DESIGN
In this section, the design of the proposed real-time measurement system is discussed with respect to the defined requirements.
A. Basic Principle
The 3 kV voltage is converted into 10 V by means of a high-voltage divider [9] . During the pre-charge phase, where no particular precision is required (< ±1 %), the switch S 2 ( Fig.3 ) allows the input signal to be subtracted from itself in order to obtain an ideally zero-signal on the upper branch of the scheme. At the same time, a wide-range ADC (ADC 2 ) digitizes the input signal obtaining a coarse measurement of the initial ramp. When the ramp is over (this event will be identified by an external trigger provided by ETHz modulator), the switch commutates toward a reference 10 V DC voltage. This is subtracted from the signal in order to center its high state around zero and then to amplify by a factor G only the part where high precision is required to best fit the ADC 1 range. Down-stream of these two operations, unwanted offset (O x in Fig.3 ) and gain errors will arise from all the possible analogue components. All the non-ideality effects will be processed digitally in order to properly reconstruct the original signal. The switch S 1 allows an external 10 V DC reference (V 
B. Full Signal Reconstruction
During normal working conditions, both the conditioned signal and the reference DC voltage are digitized (y d and V d , respectively, in Fig.3 ). These two signals are affected by the noise of (i) the front-end (n F E ), (ii) the 10 V DC reference (n REF ), and (iii) the two ADCs quantization, n 1 and n 2 , respectively. In order to reconstruct the original input signal, offset and gain introduced into the analogue path as a whole have to be measured and digitally compensated. At this point, the combination of the digitized signals y m and V d allows reconstructing the original signal x, in fact:
Gain and offset can be accurately measured so that Ox m = Ox, G m = G, and:
where all the deterministic errors have been already compensated.
In conclusion, particular attention should be paid to (i) accurately measure gain and offset for a proper compensation, (ii) realize a low-noise front-end in order to keep n F E as low as possible, (iii) heavily filter n REF , and (iv) use high-resolution ADCs such that n1 G and n 2 meet the specifications.
C. Sampling and Filtering Strategy
The digital control loop will run at 600 kSa/s which is also the main switching frequency of the power converter. Thus a relevant voltage ripple is expected at that frequency and its harmonics. To mitigate the effect of this ripple on the measurement system, an oversampling [11] , filtering, and decimation strategy was adopted in this design. The sampling rate is defined as f s = N · 600 kSa/s, where N is the oversampling ratio. In order to not produce significant aliasing, the instrument must be equipped with anti-aliasing analogue and digital filters. Analogue filtering have to mitigate the effect of noise in the range of frequencies folding in baseband (above Nyquist frequency). In the current application, no relevant noise components are expected at high frequency (except from swithcing harmonics), thus an attenuation in the 
high-voltage divider, assumed as a first-order filter at 1 M Hz, already plays a role in the analogue antialiasing filtering strategy, accordingly introducing additional attenuation at f N . For digital filtering, a simple average filter, belonging to the class of linear-phase FIRs, is foreseen. The frequency response of a 4 th order (N = 5 => sampling rate f s = 3 M S/s and f N = 2.7 M Hz) filter shows a notch at 600 kHz (and harmonics), with the important advantage of heavily mitigating the switching ripple of the power stage at those frequencies. The group delay introduced by this filter can be estimated as:
where N is the number of coefficients. In this case, a group delay in the order of 670 ns is calculated.
D. ADC Noise vs Analogue Noise
Equation (3) expresses the dependence of the reconstruction quality of x on both the analogue (n F E and n REF ) and the digital noise (n 1 and n 2 ). In [12] , an analytical model for describing the statistical distribution of the worst-case P P R, namely the Worst-Case Repeatability (WCR), of an instrument affected by an Additive White Gaussian Noise (AW GN ) is defined. This model describes the statistical distribution of W CR under the hypothesis that the analogue AW G noise is dominant with respect to the quantization error of the ADC (assumed to be uniformly distributed between −∆ 2 and ∆ 2 , where ∆ is the ADC LSB). On the contrary, if the quantization noise is dominant with respect to analogue noise, the W CR cannot be higher than ∆ itself.
In the following, the dominating noise contributions (analogue and digital) are discussed. 1) n 1 : quantization noise of ADC 1 , which has to digitize the high-state signal. The high-speed ADC AD7625, declares a SIN AD of 92 dB. The Effective Number Of Bits (EN OB) is calculated as:
The signal voltage swing V.S is ±4 V , thus the LSB of ADC 1 , denoted by ∆ 1 , can be obtained as:
2) n 2 : quantization noise of ADC 2 which has to digitize a 10 V DC voltage. ADC 2 is not in the real-time path, thus a slower ADC can be used providing a new measured value of V ref every N loop periods. As an example, the 18-bits AD7631 can be triggered to sample at 200 kS/s, thus the measured V ref value can be updated every one out of 3 periods, if a good stability performance of V ref is assessed over 3 loop periods (5 µs). AD7631 has a SIN AD of 100 dB when working at a full-scale range of 0 − 10 V . Thus, the EN OB turns out to be ≈ 16.3 from (5) and, consequently, the LSB is about ∆ 2 ≈ 12.4 ppm.
3) Analogue Noise: n REF is the noise arising from the DC reference voltage to be subtracted from the original signal. Since no bandwidth is required for this branch of the frontend, this voltage can be heavily filtered in order to reduce n REF . Finally, n F E is the noise of the analogue front-end. A low-noise solution for the front-end was indeed one of the main design constraints.
4) Worst-Case Repeatability: At the required overall bandwidth, the front-end's noise is expected to be lower than the quantization noises of the two ADCs. Under the assumption of uniformly-distributed quantization noises for the two ADCs, a deterministic superior bound for the WCR can be estimated. In fact, from (1), the worst-case condition is verified when the j th acquisition is affected by the quantization error . Thus, the superior bound can be assessed as:
which is comfortably lower than the 50 ppm specification. It is worth noting that, even if the low-noise feature of the analogue front-end is not critical in this application (even at the relatively low-gain of 4, see section IV-B), by modifying the analogue filters parameters, the instrument can be adapted to applications where wider bandwidth is required, by accordingly taking advantage of the low-noise front-end.
IV. PHYSICAL DESIGN OF THE ANALOGUE FRONT-END
In Fig.4 , the schematic of the proposed analogue front-end is depicted.
A. The Input Stage
On the upper branch, the switch S1 allows either the external or internal 10 V reference voltage to be selected. The low-pass filter R 1 C 1 has a cut-off of about 30 Hz in order to heavily mitigate the effect of the noise superposed on the reference DC voltage. The switch S2, depending on the particular phase of the input signal (pre-charge or pulse), selects the corresponding line to be subtracted from the signal. The input signal is then buffered by AMP1. On the lower branch, a 2 nd order low-pass filter (R 2 C 2 R 3 C 3 ) represents the first stage of the anti-aliasing filter described in III-C (the stage "zero" of the anti-aliasing being the Voltage Divider itself) and the downstream buffer allows decoupling the high-voltage divider from the analogue front-end.
B. The Differential Stage
A difference amplifier is then used: (i) to translate the input signal (lower branch in Fig.4) around zero, by subtracting the reference voltage (upper branch in Fig.4) , and (ii) to apply a gain G 1 = 2 V /V (this stage is highlighted in green). Finally, a Fully Differential Amplifier (model T HS4532) performs single-ended to differential conversion and amplifies the signal by a factor G 2 = 2 V /V . It is worth noting that [10] to guarantee high-CMRR [13] and temperature stability [14] .
C. The Output Stage
The last stage (light blue in Fig.4 ) completes the analogue anti-aliasing filter described in III-C. In Fig.4 , the reported values for all the resistors and capacitors involved in the filter are chosen in order to have at least 10 dB of attenuation at f N = 2.7 M Hz.
V. SIMULATION RESULTS
In this section, the performance of the proposed instrument are simulated in Pspice and compared with the requirements stated in section II.
A. Noise and Bandwidth
Two Pspice simulations have been performed to verify bandwidth and noise performance. The noise introduced by the analogue front-end was estimated by means of the first Pspice simulation. The contributions of all the components sketched in Fig.4 are taken into account and the result, depicted in Fig.5 (green curve) , represents the RM S noise value referred to input (RT I) and expressed in ppm of full-scale.
Another Pspice simulation was performed to verify the −3 dB bandwidth of the proposed instrument. In Fig.5 , the simulation result is depicted (blue curve) showing that the −3 dB bandwidth is higher than 1 M Hz while an attenuation of more than 10 dB is obtained at B AF = 2.7 M Hz as stated in IV.
B. Delay
The group delay of the analogue front-end was also assessed in Pspice. A delay of about 300 ns was observed from low frequency up to about 300 kHz. However, also the contributions of (i) the high-voltage divider, (ii) the ADC, and (iii) digital filtering should be taken into account. In particular: • the high-voltage divider is expected to have an analogue bandwidth higher than 1 M Hz, thus, assuming a 1 st order system, a worst-case delay in the order of 160 ns is expected; • by considering the ADC AD7625 an additional acquisition delay of 40 ns should be taken into account, as declared on its datasheet; • the digital filtering, discussed in III-C, is expected to introduce about 670 ns. In Tab.I, all these contributions are summarized. If the bandwidth of the high-voltage divider is less than 1 M Hz, the analogue anti-aliasing filter will be re-tuned to increase the bandwidth of the analogue front-end. In fact, as mentioned in III-C, the high-voltage divider is the actual first stage of the adopted anti-aliasing filtering strategy, thus its delay/attenuation trade-off has to be included in the design. In this case, the RM S noise of the analogue front-end is not expected to increase drastically thanks to the extremely lownoise design.
C. Worst-Case Repeatability
In the last Pspice simulation, the expected WCR was assessed. A 10 V DC signal is given as input to the analogue front-end while the output is recorded at ≈ 600 kSa/s for 140 µs to emulate the acquisition during the pulse phase. The quantization noises of both ADC 1 and ADC 2 , according to their ENOB specification were simulated by means of the Pspice RND function. The simulation was then repeated N = 30 times and the definition of PPR given in (1) was applied. In Fig.6 , a WCR of less than 18 ppm was assessed by considering the maximum of the PPR at each iteration. The design of a custom analogue front-end of a measurement system for controlling the high-voltage of CLIC power converters has been presented. Pspice simulations were performed to demonstrate the effectiveness of the proposed architecture. Delay requirement turned out to be very challenging at the required bandwidth. As soon as the first prototype is produced, experimental tests will be carried out in order to confirm the performance assessed in simulation.
